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Requirements for pixel layers 
TWEPP 2015 
ALICE-LHC ILC ATLAS-LHC 
ATLAS-HL-LHC 
Outer Inner 
Timing  [ns] 20 000 350 25 25 25 
Particle rate 
[kHz/mm2] 
10 250 1000 1000 10000 
Fluence  [neq/cm
2] > 1013 1012 2x1015 1015 2x1016 
Ion. Dose  [Mrad] 0.7 0.4 80 50 >500 
ALICE-LHC ILC ATLAS 
Monolithic CMOS 
3 
Not decided 
CMOS Demonstrator Program 
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• Study charge collection 
• Passive sensor for hybrid detector 
• Possible cost advantage if performance is the same as 
traditional sensor 
Passive CMOS sensor + R/O chip 
• CCPD hybrid detector 
• Possible on-sensor functionality like subpixel encoding 
Active CMOS sensor + R/O chip 
• DMAPS – Depleted Monolithic Active Pixel Sensor 
• Significant cost reduction 
• Suitable for outer layers  
Active CMOS sensor with standalone R/O 
Diode + Amp + Digital 
Diode + 
preamp 
R/O chip 
Sensor R/O chip 
2kΩ cm 
10 Ω cm 
T. Hemperek 
Depletion depth 
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ATLAS requires fast and radiation tolerant sensor 
with good SNR, which makes wide depletion zone 
desirable.  
     
Depletion width d ∝ 𝑼𝒃𝒊𝒂𝒔 ∙ 𝞺𝒔𝒖𝒃𝒔𝒕𝒓𝒂𝒕𝒆  
 Qcollected ∝ 𝑑 
 Cdet ∝  
1
𝑑 
(important for CSA) 
 Wider depletion zone → more drift, less 
diffusion 
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H. Krüger 
TCAD simulation assuming the 
same bias voltage and 20µm of Si. 
Technology and designed sensors 
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LFoundry CMOS3E: 
 150nm CMOS 
 2kΩcm p-type bulk 
 Deep NWell available 
 HV process 
 Thinning and back size metallization possible 
Technology and designed sensors 
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LFoundry CMOS3E: 
 150nm CMOS 
 2kΩcm p-type bulk 
 Deep NWell available 
 HV process 
 Thinning and back size metallization possible 
Version A 
Larger fill factor , larger sensor capacitance 
Version B 
Smaller fill factor , smaller sensor capacitance 
Sensors: 
In-pixel electronics 
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 All pixels have the same electronics 
 Pixels can be tuned using: 
- Local DAC for Th 
- Global DACs and bias voltages (CSA current, comparator current, output signal 
amplitude, etc.) 
In-pixel electronics 
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 All pixels have the same electronics 
 Pixels can be tuned using: 
- Local DAC for Th 
- Global DACs and bias voltages (CSA current, comparator current, output signal 
amplitude, etc.) 
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Tpeak (for 4ke
-) = 31.2 ns 
In-pixel electronics 
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 All pixels have the same electronics 
 Pixels can be tuned using: 
- Local DAC for Th 
- Global DACs and bias voltages (CSA current, comparator current, output signal 
amplitude, etc.) 
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Simulation across 
technology 
corners 
Pixel matrix 
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Plate A 
Plate B 
 Pixel size is 33µm×125µm (FEI4 pixels are 50µm×250µm) 
 Pixels organised into groups of 6 
 Each group is connected to 2 pixels of FEI4 
 Distinction between pixels in group through amplitudes of 
output signals 
Pixel matrix 
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 Chip size is  5mm×5mm 
 Configuration of global DACs and pixels done via shift 
register 
 Pixels can be readout with R/O chip or standalone using 
the shift register 
 Output of each pixel’s CSA and comparator can be 
monitored (one pixel at a time) 
 Two chip versions (one for each sensor type) with 
different flavours of pixels 
 Submitted in September 2014 
 
 
 Pixel size is 33µm×125µm (FEI4 pixels are 50µm×250µm) 
 Pixels organised into groups of 6 
 Each group is connected to 2 pixels of FEI4 
 Distinction between pixels in group through amplitudes of 
output signals 
Plate A 
Plate B 
Pixel matrix – versions A and B 
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Version A 
(3 flavors) 
Version B 
(12 flavors) 
L = 0.9µm 
L = 1.5µm 
ELT (W≈2.4μm, L≈0.16μm) 
L = 0.9µm 
L = 1.5µm 
ELT 
L = 0.9µm 
L = 1.5µm 
ELT 
13 
Single pixel gain and noise 
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Version A 
 Bias:  -111.8V  
 Source: 55Fe 
Version B 
 Bias:20V 
 Source: 55Fe 
ENC=100e  
Base line 
55Fe 
ENC=85e 
ENC=149e 
(cf sim.=120e) 
Base line 
55Fe 
ENC=136e 
13.5mV  10.2mV 
(cf simulation=13mV) 
Noise and gain were comparable with the simulation results.  
T. Hirono 
Gain and noise maps of version B 
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 Measured with pulse injection (250 mV ≈ 3000 𝑒−) 
 No significant difference between flavors in terms of gain 
 Pixels with resistor bias are noisier (before irradiation) 
T. Hirono 
Charge spectra (3.2 GeV e- beam) 
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6.9 6.9 
Version A Version B 
T. Hirono 
13.3 k𝑒− 
(Depletion width ≈ 120μm) 
Collected charge [k𝑒−] 
Ampout [V] 
6.2 k𝑒− (Depletion width ≈ 60μm) 
Collected charge [k𝑒−] 
Ampout [V] 
Depletion width 
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Depletion width in PN silicon diode 
5kΩcm 
1kΩcm 
100Ωcm 
• Version A matched to the calculation of a simple p-n silicon diode of 2kΩ cm 
• Depletion of Version B behaves differently because of its complex structure 
Version A 
Version B 
Measured 
2kΩcm 
T. Hirono 
Time walk measurement 
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 Time walk of version B was measured using 3.2 GeV 
electrons  
T. Hirono 
Ampout 
Monitor 
Time walk measurement 
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 Time walk of version B was measured using 3.2 GeV 
electrons  
 
 Fraction of “in-time (25ns)” hits 
 Low threshold : 79% 
 High threshold : 91%  
 
 Needs to be improved in next prototype 
Ampout 
Monitor 
T. Hirono 
25 ns 
T. Hirono 
Collected charge [k𝑒−] 
Ampout [V] 
Radiation tolerance (TID) 
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Before irradiation (normalized to 1) 
 Gain and noise of readout measured before and 
after X-ray (~60keV) irradiation 
 
 TID: 50Mrad (outer layer of ATLAS-HL-LHC) 
 
 Flavors of CSA feedback (version A) 
 Normal (L=0.9µm) 
 Long (L=1.5μm) 
 ELT (W≈2.4μm, L≈0.16μm) 
 
 Readout works after irradiation 
 Gain degraded to 70-80% 
 Approx. twice larger noise 
 
 No significant differences between flavors 
 More irradiation studies are coming (24GeV p+) 
 
After 9hr at room temp. 
T. Hirono 
Next prototypes 
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Two more prototypes based on experience gained with CCPD-LF are planned: 
 LF-CPIX – an improved version of CCPD-LF 
 Fully monolithic design 
LF-CPIX 
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Project’s overview: 
 Common design effort: CEA/IRFU, CPPM, University of Bonn 
 
 Pixel size of 50µm×250µm  (no subpixel encoding) 
 
 Matrix composed out of few different pixel types (complying 
with CMOS Demonstrator guidelines): 
- Passive pixels 
- “Analog-only” pixels (diode + front-end) 
- “Analog-digital” pixels (diode + front-end + comparator) 
 
 Main improvements over the first prototype 
- New CSA (faster rise time) 
- Reduction of comparator’s threshold dispersion 
- Reduction of parasitic coupling to sensitive nets 
- Optimization of sensor and guardrings layout 
Preliminary chip layout plan 
Monolithic design 
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 Aiming at ATLAS outer layers – moderate occupancy and radiation damage 
 Combination of LF-CPIX sensor and analog FE with digital readout (column drain 
architecture, similar to FEI3) 
Same as for CCPD-LF/LF-CPIX 
 Main challenge is keeping low noise operation while distributing, storing and reading 
time and token information along the column 
Monolithic design 
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 Junction capacitance between charge collecting DNW 
and PWell of digital part O(100fF) 
 
 Worst case scenario – PWell not isolated from DGND 
 𝑑𝑉𝑃𝑊 = 1𝑚𝑉, 𝐶𝑃𝑊−𝐷𝑁𝑊 = 100𝑓𝐹 →
𝑄𝑐𝑟𝑜𝑠𝑠𝑡𝑎𝑙𝑘 = 624𝑒
− 
 
Dnwell = input to CSA 
DGND = VPW 
Monolithic design 
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 Junction capacitance between charge collecting DNW 
and PWell of digital part O(100fF) 
 
 Worst case scenario – PWell not isolated from DGND 
 𝑑𝑉𝑃𝑊 = 1𝑚𝑉, 𝐶𝑃𝑊−𝐷𝑁𝑊 = 100𝑓𝐹 →
𝑄𝑐𝑟𝑜𝑠𝑠𝑡𝑎𝑙𝑘 = 624𝑒
− 
 
 Low noise circuits (e.g. CS-CMOS) and very careful 
layout needed 
r/w 0 no r/w, data in running r/w 1 1000e−  
injection 
30 𝑒− 
Dnwell = input to CSA 
DGND = VPW 
Summary 
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 A prototype CCPD was designed in LFoundry 150nm HV CMOS process and 
manufactured on a HR wafer 
 
 Chip was tested and measurement results are in agreement with simulation 
predictions 
 
 Radiation tolerance and readout with FEI4 tests are starting now 
 
 Based on gained experience two more prototypes are being designed now: 
 LF-CPIX – an improved, larger version of CCPD-LF to be submitted in 
October 2015 
 Fully monolithic design – still in early stage, submission planned for the end 
of this year or beginning of next year  
27 
Thank you 
TWEPP 2015 
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Backup 
TWEPP 2015 
Concepts & classification of silicon detectors 
29 TWEPP 2015 
 Standard Hybrid Pixels: 
 Planar or 3D sensor, fully depleted 
 Mixed signal r/o chip 
 
 Hybrid Pixels with “smart” diodes: 
 HR- or HV-CMOS as a sensor (8”) 
 Standard r/o chip 
 CCPD (HVCMOS) with FE-I4 
 
 CMOS Active Sensor + Digital R/O chip 
 HR- or HV-CMOS sensor + CSA  
(+Discriminator) 
 Dedicated “digital only” FE chip 
 
 Monolithic Active Pixel Sensor (MAPS) 
 usually on epi substrate  
 diffusion signal, not suited for HL-LHC 
 HR- material (charge collection by drift) → fully 
Depleted MAPS (DMAPS) 
Sensor FE chip 
Chip to chip 
bump bonding 
Diode + full 
analog 
processing 
Digital only FE chip 
Wafer to wafer 
bonding 
Diode + 
preamp 
FE chip 
Diode + Amp + Digital 
Particle detectors 
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Hybrid Depleted Monolithic  
charge collection time fast (drift) fast (drift) 
cost high low 
material high low 
pixel size medium small 
signal high high 
possible readout complexity high low/medium 
Hybrid detector 
Depleted Monolithic  
Active Pixel Sensor 
Pixel capacitance 
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CCPD-LF matrix layout 
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Version A Version B 
Measurement results – breakdown voltage 
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• IV curves (Version A) 
1.8V on collection well 
negative high voltage on “Back bias” 
Breakdown = -114V 
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Measurement results – breakdown voltage 
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• IV curves (Version B) 
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High  voltage  was applied without 
breaking the capacitor 
In-pixel comparator and output stage 
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Simulation across 
technology corners 
Crosstalk between pixels 
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Version A Version B 
 Measured on a submatrix of 3×3 pixels 
 Pixel in the middle is injected (1V ≈ 12 k𝑒−), Th = 1V, BL = 0.75V 
 Crosstalk is very small and comparable between versions A and B 
S. Godiot 
Threshold scan 
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CSA – old and new 
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Old (CCPD-LF) New (LF-CPIX) 
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LF-CPIX - improved comparator 
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CPPM (S. Godiot, S. Kipfer, P. Pangaud) 
 Comparator’s architecture remained the same, but re-scaling transistors allowed to significantly reduce 
threshold dispersion 
SRAM – other kinds 
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 Standard CMOS SRAM 
 Smallest area 
 No control over slew rate 
 Current steering CMOS (CS-CMOS) 
 Nearly constant current consumption 
 Lower noise due to slew rate control with mirror bias 
 Each cell consumes constant current (1μA) 
 Twice bigger area than standard CMOS 
 CMOS SRAM with source follower 
 SF drives bit line (big, common to all pixels), not the memory 
element itself 
 Only two current mirrors (≈ 20μA) per column 
